FEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE



Membership Publicat	ions/Services Standards Conferences Careers/Jobs
IEEE >	Welcome United States Patent and Trademark Office
delp FAQ Terms IEEE	Peer Review Quick Links Search Results
Welcome to IEEE Xplore* - Home - What Can I Access? - Log-out	Your search matched 12 of 990987 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in Descending order. Refine This Search:
Tables of Contents	You may refine your search by editing the current search expression or entering a
O- Journals & Magazines O- Conference Proceedings	new one in the text box. crosstalk and delay and driver Check to search within this result set
O- Standards	Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard
Search	
O- By Author O- Basic O- Advanced	Peak crosstalk noise estimation in CMOS VLSI circuits Tang, K.T.; Friedman, E.G.; Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on , Volume: 3 , 5-8 Sept. 1999
Member Services	Pages:1539 - 1542 vol.3
O- Join IEEE O- Establish IEEE Web Account	[Abstract] [PDF Full-Text (332 KB)] IEEE CNF
O- Access the	2 IEEE standard for electrical characteristics of backplane transceiver logic (BTL) interface circuits
IEEE Member Digital Library	IEEE Std 1194.1-1991 , 12 Aug. 1991 [Abstract] [PDF Full-Text (348 KB)] IEEE STD
	3 Interconnect simulation in a fast timing simulator ILLIADS-I Kutuk, H.; Goknar, I.C.; Kang, SM.; Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on , Volume: 46 , Issue: 1 , Jan. 1999 Pages:178 - 189
	[Abstract] [PDF Full-Text (392 KB)] IEEE JNL
	4 Interconnect scaling: signal integrity and performance in future high-speed CMOS designs Sylvester, D.; Chenming Hu; Nakagawa, O.S.; Soo-Young Oh; VLSI Technology, 1998. Digest of Technical Papers. 1998 Symposium on , 9-11 June 1998 Pages: 42 - 43
	[Abstract] [DDE Full Toyt (200 I/D)]

5 The importance of inductance and inductive coupling for on-chip wiring

Deutsch, A.; Smith, H.; Katopis, G.A.; Becker, W.D.; Coteus, P.W.; Surovic, C.W.; Kopcsay, G.V.; Rubin, B.J.; Dunne, R.P.; Gallo, T.; Knebel, D.R.; Krauter, B.L.; Terman, L.M.; Sai-Halasz, G.A.; Reslte, P.J.;

Electrical Performance of Electronic Packaging, 1997., IEEE 6th Topical Meeting on , 27-29 Oct. 1997

Pages:53 - 56

[Abstract] [PDF Full-Text (348 KB)] IEEE CNF

6 Memory card address bus design

Gernhart, D.A.; Chang, C.S.; Ho, K.K.T.;

Southern Tier Technical Conference, 1990., Proceedings of the 1990 IEEE , 25 April 1990

Pages:173 - 186

[Abstract] [PDF Full-Text (480 KB)] IEEE CNF

7 Electrical design methodology of a 407 pin multi-layer ceramic package

Quint, D.; Aziz, A.;

Electronic Components Conference, 1989. Proceedings., 39th , 22-24 May 1989

Pages: 392 - 397

[Abstract] [PDF Full-Text (376 KB)] IEEE CNF

8 Electronic system packaging: the search for manufacturing the optimum in a sea of constraints

Moresco, L.L.;

Electronic Manufacturing Technology Symposium, 1989, Proceedings. Seventh IEEE/CHMT International , 25-27 Sept. 1989

Pages:149 - 164

[Abstract] [PDF Full-Text (1068 KB)] IEEE CNF

9 Test generation for crosstalk effects in VLSI circuits

Kyung Tek Lee; Nordquist, C.; Abraham, J.A.;

Circuits and Systems, 1996. ISCAS '96., 'Connecting the World'., 1996 IEEE

International Symposium on , Volume: 4 , 12-15 May 1996

Pages:628 - 631 vol.4

[Abstract] [PDF Full-Text (396 KB)] IEEE CNF

10 A 64-Mb DRAM with meshed power line

Yamada, T.; Nakata, Y.; Hasegawa, J.; Amano, N.; Shibayama, A.; Sasago, M.; Matsuo, N.; Yabu, T.; Matsumoto, S.; Okada, S.; Inoue, M.; Solid-State Circuits, IEEE Journal of, Volume: 26, Issue: 11, Nov. 1991 Pages: 1506 - 1510

[Abstract] [PDF Full-Text (560 KB)] IEEE JNL

11 Signal propagation characteristics for thin film, glass-ceramic and alumina based MCM

Iqbal, A.; Nealon, M.;

Electronic Components and Technology Conference, 1993. Proceedings., 43rd , 1-4 June 1993

Pages:1017 - 1021

[Abstract] [PDF Full-Text (328 KB)] IEEE CNF

12 Low dI/dt noise and reflection free CMOS signal driver

Hashimoto, M.; Kwon, O.-K.;

Custom Integrated Circuits Conference, 1989., Proceedings of the IEEE 1989 , 15-18 May 1989

18 May 1989

Pages:14.4/1 - 14.4/4

[Abstract] [PDF Full-Text (252 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership	Publications/Services	Standards	Conferences	Careers/Jobs
IEE	E Xplore) @		United States
				United States I

IEEE /	Kplore®	Uı	Welcome nited States Patent and Trad	emark Office
Help FAQ Terms IEE	E Peer Review Quic	k Links		» Search Results
Velcome to IEEE Xplore - Home - What Can I Access? - Log-out Tables of Contents - Journals & Magazines - Conference Proceedings - Standards	Your search matched 14 of 990987 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in Descending order. Refine This Search: You may refine your search by editing the current search expression or entering a new one in the text box. crosstalk and delay and buffer Check to search within this result set Results Key:			
Search	JNL = Journal o	r Magazine CNF = C	Conference STD = Star	ndard
O- By Author O- Basic O- Advanced Member Services O- Join IEEE O- Establish IEEE Web Account O- Access the IEEE Member Digital Library	optimization Jun-Dong Cho; s Very Large Scale 3 , Issue: 1 , Ma Pages:84 - 98 [Abstract] [PD	Sarrafzadeh, M.; e Integration (VLSI) S erch 1995 eF Full-Text (1304 KB)	or high-performance systems, IEEE Transaction IEEE JNL Id buffering module for	ons on , Volume:
	Hunter, D.K.; Ai	ndonovic, I.; ers , Volume: 29 , Issi	_	or ATH HELWOIRS
	[Abstract] [PD	F Full-Text (176 KB)]	IEE JNL	
	Wei Sun; Maobii Lasers and Elect	n <i>Yi; Xiaojian Tian; Jia</i> ro-Optics Society Anr EE , Volume: 1 , 31 O	ual Meeting, 1994. LEO	
	[Abstract] [PD	F Full-Text (100 KB)]	IEEE CNF	
	module	nization of wiring su	ibstrate in a CMOS-ba	nsed multichip

Sudo, T.; Hirano, N.; Kato, K.; Hiruta, Y.; Fuchida, Y.; Electronic Components and Technology Conference, 1992. Proceedings., 42nd , 18-20 May 1992 Pages:710 - 716

[Abstract] [PDF Full-Text (508 KB)] **IEEE CNF**

5 Combined teletraffic/transmission performance of optical crossconnected networks using hybrid-store-and-forward

Castanon, G.A.; Tonguz, O.K.; Bononi, A.; Global Telecommunications Conference, 1997. GLOBECOM '97., IEEE , Volume: 2, 3-8 Nov. 1997 Pages:856 - 862 vol.2

[Abstract] [PDF Full-Text (800 KB)] **IEEE CNF**

6 Weakly versus strongly multihop space-division optical networks

Bononi, A.;

Lightwave Technology, Journal of , Volume: 16 , Issue: 4 , April 1998

Pages:490 - 500

[Abstract] [PDF Full-Text (424 KB)] **IEEE JNL**

7 2×2 buffered switch fabrics for traffic routing, merging, and shaping in photonic cell networks

Hunter, D.K.; Cotter, D.; Ahmad, R.B.; Cornwell, W.D.; Gilfedder, T.H.; Legg, P.J.; Andonovic, I.;

Lightwave Technology, Journal of , Volume: 15 , Issue: 1 , Jan. 1997 Pages:86 - 101

[Abstract] [PDF Full-Text (364 KB)] **IEEE JNL**

8 Electrooptic sampling of a packaged high-speed GaAs integrated circuit

Heutmaker, M.S.; Cook, T.B.; Bosacchi, B.; Wiesenfeld, J.M.; Tucker, R.S.; Quantum Electronics, IEEE Journal of , Volume: 24 , Issue: 2 , Feb. 1988 Pages: 226 - 233

[Abstract] [PDF Full-Text (760 KB)]

9 Investigation of crosstalk interference in a fibre loop optical buffer

Pieper, W.; Eiselt, M.; Grosskopf, G.; Langenhorst, R.; Ehrhardt, A.; Weber, H.G.; Electronics Letters, Volume: 30, Issue: 5, 3 March 1994 Pages:435 - 436

[Abstract] [PDF Full-Text (172 KB)] **IEE JNL**

10 Cross-talk effects in fibre feedback buffer memories with singlesubstrate space switches

Jayasinghe, D.A.C.C.; Madden, S.J.; Perera, W.L.R.; Chu, P.L.; Lasers and Electro-Optics Society Annual Meeting, 1996. LEOS 96., IEEE, Volume: 2, 18-19 Nov. 1996 Pages:320 - 321 vol.2

[Abstract] [PDF Full-Text (176 KB)] **IEEE CNF**

11 A delay line receiver architecture for all-optical networks

Chlamtac, I.; Fumagalli, A.; Suh, C.-J.;

INFOCOM '96. Fifteenth Annual Joint Conference of the IEEE Computer Societies. Networking the Next Generation. Proceedings IEEE , Volume: 2 , 24-28 March 1996

Pages:419 - 426 vol.2

[PDF Full-Text (604 KB)] [Abstract] **IEEE CNF**

12 Analysis of hot-potato optical networks with wavelength conversion

Bononi, A.; Castanon, G.A.; Tonguz, O.K.;

Lightwave Technology, Journal of , Volume: 17 , Issue: 4 , April 1999

Pages: 525 - 534

[Abstract] [PDF Full-Text (268 KB)] **IEEE JNL**

13 A 4-bit Josephson data processor chip

Hatano, Y.; Yano, S.; Mori, H.; Yamada, H.; Hirano, M.; Kawabe, U.; Solid-State Circuits, IEEE Journal of , Volume: 24 , Issue: 5 , Oct. 1989 Pages:1312 - 1316

[Abstract] [PDF Full-Text (768 KB)]

14 2.4 Gb/s GaAs 8×8 time multiplexed switch integrated circuit

Dick, G.W.; Huisman, R.F.; Jhee, Y.K.; Nordin, R.A.; Payne, W.A.; Wyatt, K.W.; Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1989. Technical Digest 1989., 11th Annual, 22-25 Oct. 1989

Pages:101 - 104

[Abstract] [PDF Full-Text (372 KB)]

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

Search Results

PIECE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE



Membership Public	Xplore® RELEASE 1.6		Welcome ted States Patent and Trademark O	office	
Help FAQ Terms IEI	E Peer Review Quick	Links		» Search Results	
Welcome to IEEE Xplore® - Home - What Can I Access? - Log-out	Your search match A maximum of 50 0 Descending order		cuments. ed, 15 to a page, sorted by R	e levance in	
Tables of Contents - Journals & Magazines	Refine This Search: You may refine your search by editing the current search expression or entering a new one in the text box. Crosstalk and delay and repeater Search				
Conference Proceedings Standards	***************************************	within this result se			
Search	-	Magazine CNF = Co	onference STD = Standard		
O- By Author O- Basic O- Advanced Member Services O- Join IEEE O- Establish IEEE Web Account	A repeater optimization methodology for deep sub-micron, high-performance processors Li, D.; Pua, A.; Srivastava, P.; Ko, U.; Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings., 1997 IEEE International Conference on , 12-15 Oct. 1997 Pages:726 - 731 [Abstract] [PDF Full-Text (524 KB)] IEEE CNF				
O- Access the IEEE Member Digital Library	2 On-chip interce Yamashita, K.; Ode Electron Devices M 1999 Pages:631 - 634	onnect evaluation anaka, S.; Egashira,	on delay time increase by		
	submicron ULSI Soo-Young Oh; Ke	interconnect h-Jeng Chang; Moll, erconnection Conferc	tions and their optimizatio J.L.; ence, 1991, Proceedings., Eig		
	[Abstract] [PDF	Full-Text (216 KB)]	IEEE CNF		

4 Interconnect scaling: signal integrity and performance in future highspeed CMOS designs

Sylvester, D.; Chenming Hu; Nakagawa, O.S.; Soo-Young Oh; VLSI Technology, 1998. Digest of Technical Papers. 1998 Symposium on , 9-11

June 1998 Pages:42 - 43

[Abstract] [PDF Full-Text (208 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved